



プロデューサー 岡村 淳一

08-Oct-2024

産総研・九州ヤンター研究会



https://www.linkedin.com/in/iun-ichi-okamura-6b8bb2b/

自著記事

1980年、デジタルエンジニアへの道

https://note.com/jun1okamura/n/n4364789a81af

EETweets 岡村淳一のハイテクベンチャー七転八起 https://eetimes.itmedia.co.jp/ee/series/431/

PDK 今昔物語 - Qiita https://giita.com/jun1okamura/items/6b76168f11f04027fbd9

半導体ビジネスの定性的コスト分析論 https://giita.com/jun1okamura/private/46baa5a35066f18a0801

08-Oct-2024

産総研・九州センター研究会




AIST Solutions とは

社会課題を解決し、新たな事業価値創出に貢献する

私たちAIST Solutionsは産総研と一体となり、 <mark>科学技術とマーケティング</mark>を掛け合わせ、 社会課題の解決に取り組み豊かな未来の実現に貢献いたします。




COMPANY OVERVIEW





代表取締役社長 逢坂 清治







産総研やGoogle、半導体設計「オープン化」を主導:日本経済新聞

https://www.nikkei.com/article/DGXZQOUC228690S4A420C2000000/



08-Oct-2024

半導体・デジタル産業戦略(経産省)

先端半導体開発・人材育成拠点の整備 米国、欧州など海外では、半導体設計から製造まで一貫してオープンな開発が出来る拠点が 整備されている。 • 我が国でも、今後の最先端の半導体技術開発及び人材育成のためのオープンイノベーション拠点 の整備が必要。 例えば産総研は、設計や一部の半導体製造は行っているが、産業界のニーズに応じるためには拠 点強化が重要。具体的には、国内外の企業、研究機関、大学などと連携をして、 配線、後工程 まで機能を拡張し、一気通貫で試作できる拠点を構築する必要があると認識 ・グローバル連携の研究開発、テストチップ生産や人材育成など、幅広いユーザーが活用可能な 拠点を目指す。AIST Solution事業のOpenSUSIとも協力し、多様な産業部門におけるオ リジナルチップの開発に貢献していく。 前工程 配線工程 中間工程 パッケ-ージ 設計 工程 FEOL BEOL MOL AIチップ拠点PJ 現状 產総研前工程PJ 拠点 自動化パイロットライン整備 オープンPDKの整備 EUVの導入 配線装置の導入 整備 海外企業と装置メーカー群で テストチップ 後工程自動化技術開発 試作サービス 海外企業とレジストメーカー数社で PFASフリーレジスト開発 140



産総研・九州センター研究会

AISol Open Source Silicon 事業の目標

国内の半導体アセット(チップ製造能力)を 本プロジェクトのプラットフォームに再整備することで 専用半導体の設計の参入障壁を下げ、

国内産業が専用半導体にて国際競争を勝ち抜く環境を提供する。



オープン・ソース・ソフトウェアの世界



08-Oct-2024

産総研・九州センター研究会

シリコン=半導体チップ開発の世界



新参者には、やたら高い参入障壁



08-Oct-2024

産総研・九州センター研究会

オープンソースシリコンとは?

- 1. オープンソースの設計ツール(EDA)にて設計。設計環境やスク リプトを公開することが可能であること、第三者による検証・ 改良・複製により、コミュニティにて共有できること。
- 2. オープンソースのプロセス情報 (PDK)にて設計。設計資産(回 路図・GDSII)やソースファイルを公開することが可能であるこ と、第三者による検証・改良・複製により、コミュニティにて 共有できること。
- 3. 上記1、2で設計したオープンソース設計チップを製造する ファブ・サービスが存在し、設計したハードウェアの動作を検 証できること。


オープンソースシリコン・タイムライン

2018: DARPA(国防高等研究計画局)OpenIDEA プログラム 2019: efabless/Google が SkyWater の PDK をオープン化 2020: Google/efabless/SkyWater OpenMPW プログラムスタート 2022: Global Foundries が OpenMPW プログラムに参加 2023: 独) iHP (130nm/SiGe) が PDK のオープン化を宣言 2023: Open PDKの管理を Chips Alliance がサポート 2024: 日本からオープンソースシリコンを世界に発信できるか? Minimal Fab (2023) +国内レガシーファブの本格参入

https://www.darpa.mil/program/intelligent-design-of-electronic-assets https://www.darpa.mil/attachments/eri_design_proposers_day.pdf https://github.com/The-OpenROAD-Project https://developers.google.com/silicon


08-Oct-2024

産総研・九州センター研究会



課題解決の道:分子をどうやって減らすか!

レガシープロセスの採用+EDAツールとIP等の設計環境コストの削減




産総研・九州センター研究会

STEM 教育としての半導体設計

体系的教育アプローチ	まず、作ってみる > 勉強する				
Abstraction Layer Sandwich	Starting From the Top				
Software Systems	Software Systems				
Algorithms	Algorithms				
Hardware Systems	Hardware Systems				
Circuits	Circuits				
Devices	Devices				
Materials	Materials				
 The current education system requires far too may prerequisite courses before exposing students to chip design (especially mixed-signal) The field was created bottom-up, but innovation is progressively shifting to higher levels of abstraction We must adjust to this trend to re-energize chip design education 	 It is not necessary to understand the entire sandwich to learn the basics of chip design (including mixed-signal ICs) Possible approaches for university teaching Follow along as the instructor creates a "template" design Form teams of students with complementary skill sets Some may understand transistors, some excel at software, etc. 				
************************************	ools, Boris Murmann, pp/blob/main/Day%201%20-				

<u>130nm (chipÍgnite) で出来ること</u>



40 Dies/Reticle

THE REPORT OF THE PARTY OF THE



Skywater nand2 size 3.753um2 = 3.9M Gates 4KB single port SRAM : 0.118mm2

Can integrate RISC-V 32 I/E ~120K Gate + Cash (4K~16KB)

08-Oct-2024


産総研・九州センター研究会

IEEE SSCS Chipathon (設計コンテストができる)

and a local division of the second division o		Function	Team	Chip URL	r			the Division Discount of the product of the second se	-minin-	
	7	5G bidirectional amplifier	Pakistan3 (FAST National University)			2		- (·O/,	
	2	Wireless power transfer unit	Pakistars2 (FAST National University)	https://efabless.com/projects/56	· ence	1 200 mm mm 1 2 1 10	-	am		
	3	Variable precision fused multiply-add unit	Pakistan1 (FAST National University)			12.2022, same, have	-9157	Teo.		
	4	Oscillator-based LVDT readout	(Anna University)		Photo II.	-19744-910 +	-21	ENERAL CALLED BY	- 2	
		Temperature sensor	(ndia1 (Anna University)	https://efabless.com/projects/474		- 12	20	10-10-10-17	Constant	
THEFT PROPERTY PROFESSION		GPS baseband engine	India3 (Anna University)			$\sim 2^{2}$			e h-m	
	.7.	Ultra-fow-power analog front-end for bio signals	Brazil2 (U. Federal de Santa Catarina)	https://efabless.com/projects/476		2023 30	States of States of			
	11 8	TIA for quantum photonics	USA4	https://efabless.com/projects/470	19 - C		areas an		- Satalen	
10		Interface Bandgap reference	(University of Virginia). Egypt		11					
	10	Neural network for	(Cairo University) USA2	bttp:	1		-	Function	Team	Chip U
	11	sleep apnea detection SONAR processing unit	(University of Missouri) Chile	http: 2022	IEEE SSCS	Chinathon	1	dgemer digma-Dena ADG	Pakestant (FAST National University)	-
Conversion of Conversion of Conversion		Posterior Bencentriell near	(University of the Bio-Bio)					On-Chip DCDC Converter		T the l
						Chipathon	2	with East Transient	Pakistan4 (FAST National University)	platform afteria
Article SSCS Magazine Article - NOV	V 2021	Paid run	ns via Efabless chiplg			Chipation	2	with East Transient Response Matrix Multiplier for Al	(FAST National University) Pakistan7	plation stiple
Article SSCS Magazine Article - NOV	<u>V 2021</u>	Paid run		nite Eserce Sol	ID-STATE CUITS SOCIETY"	Chipation	2	with East Transient Response Matrix Multiplier for Al at the Edge Encrysteld LSB	(FAST National University) Pakistan7 (FAST National University) Pakistan2	platform afteria
			ns via Efabless chiplg All d	nite (lesigi (SSCS) SOL	ID-STATE	Chipathon	2	with East Transient Response Matrix Multiplier for Al at the Edge Encrypted LSB Steganography with AES Accelerator	(FAST National University) Pakistan7 (FAST National University) (FAST National University) (FAST National University) Pakistan7	platim sipi arquictati itipa: platim sites
		Paid run with Efables:	ns via Efabless chiplg All d	nite lesigi SSCS Son te	ID-STATE CUITS SOCIETY IC Imperiod		2 3 4 5 5	with East Transient Matrix Multiplier for Al at the Edge Encrypted LSB Steganography with AES Accelerator CMOS Bandgap Reference Set-Interference	(FAST National University) (FAST National University) Pakestar? (FAST National University) Pakestar3 (FAST National University) Pakestar4	platim sipi arquictati itipa: platim sites
			ns via Efabless chiplg All d	nite (lesigi (SSCS) SOL	ID-STATE CUITS SOCIETY IC Providen		2 3 4 5 5 7	with Fast Transient Response Matrix Matrice for Al at the Edge Encrypted LS8 Steganography with AES Accelerator CMOS Bandgap Reference Self-Interference Cancellation LNA	(FAST National University) (FAST National University)	international and a second
			ns via Efabless chiplg All d	nite lesigi SSCS Son te	ID-STATE CUITS SOCIETY C Providen		2 3 4 5 6 7 8	with East Transient Matrix Multiplier for Al at the Edge Encrypted LSB Steganography with AES Accelerator CMOS Bandgap Reference Set-Interference	(FAST National University) PR456107 (FAST National University) PR4517 National University) PR4517 National University) (FAST National University) FAST National University) (FAST National University) (Johannes Regime Univ., Unit) (Johannes Regime Univ., Unit)	Aque anitation state angestat angestat angestat angestat
			ns via Efabless chiplg All d	nite lesigi SSCS Son te	ID-STATE CUITS SOCIETY C Providen		2 3 4 5 5 7 8 9	with Fast Transient Response Matrix Multiplier for AI at the Edge Encrypted L38 Steganography with AES Accelerator CMOS Bandgap Reference Set-Interference Canositation LNA Sub-Sampling P1L for SerVice Agricultures	(FAST National University) Protection (FAST National University) (FAST National University) (FAST National University) (FAST National University) (FAST National University) Austra (Johanna Kapier Univ., Linc) (University of Silo Paulo) USA1	plation step argental sistim step protein protein protein protein protein step
			ns via Efabless chiplg All d	nite lesigi SSCS Son te	Ensuiton		2 3 4 5 6 7 8 9 10	with Fast Transent Response Matrix Multiplier for AI at the Edge Encrypted L38 Stiganorgaty with AES Accelerator CM/OS Bandgap Reference Sath-functivenice Cancellation LNA Size-Sampling PLI, for SerDes Applications 80 GHz Demonstrator Chip	(FAST National University) Protein/ (FAST National University) Protection (FAST National University) (FAST National University) Protection (FAST National University) (FAST National University) (Channes Network) (Channes Network) (Augha militaiq Tarangsa Gala militaiq Gala militaiq Gala mititaiq Tarangsa Gala mititaiq Tarangsa Gala mititaiq Gala mititaiq
			ns via Efabless chiplg All d	nite lesigi SSCS Son te	ID-STATE CUITS SOCIETY Convoider		2 3 4 5 6 7 8 9 10 11	with Fast Transient Response Matter Mattrisier to Al Entropolation Barbanet Stagenet Accelerate Accelerate Stad-Samedyn Hit for Samething	(HAST National University) Protestar (HAST National University) Protestar (HAST National University) Protestar (HAST National University) (HAST National University) (HAST National University) (University of Salo Pasal) UDAN UDAN (University of Alabama & MT Longon Lab) (University of Alabama & MT Longon Lab)	kajk militara Tartogota kalk militara kalk militara kalk mititara kalk m
			ns via Efabless chiplg All d	hite lesign te te			2 3 4 5 6 7 8 9 10 11 11	with Fast Transett Response Mattre Matripiser to Al Expression Expression Statement Accelerate Statement S	(#AST National University) Protestar (#AST National University) Packastra (#AST National University) Packastra (#AST National University) (#AST National University) (#AST National University) (#AST National University) (University of Salo Packa) USA (University of Salo Packa) USA (University of Salo Packa) USA (University of Salo Packa) (University of Salo Packa) (University) Charakter (Salo University) Charakter (Salo University) C	Lapit Lapit
			ns via Efabless chiplg All d	hite lesign te te			2) 3. 4. 5. 5. 5. 5. 7. 8. 9. 10. 11. 12. 13.	with Rat Transient Mark Majaya Ka Marka Encryteal Sa Ats Salar Majaya Reference Canobiano HA Boo Sanghang Reference Salar Hanteman Boo Data Demonstrator Cha Data Data Data Salar A Ao Data Data Data Salar A Ao Deba Courset et a Talating- Roused Io T Apoloationa AU Do CCC Bus Courset et al.	(#AST National University) TAST National University) (#AST National University) (University of Alassa Dataloy UDA1 (University of Alassa Dataloy UDA1 (University of Massa Dataloy (University of Thesatoriski Revent Gardinal Stable University) Dhate lifepremat/Unipagi/ Data University of Thesatoriski	Lange and a second and a second and a second and a second

産総研での2023年度研究活動

オープンソースEDAを活用した LSI開発環境の開拓




08-Oct-2024


産総研・九州センター研究会

Entry to Expert Practical Education Course





Oversea activity




Tiny Tapeout (~1K Gate/\$300)




https://t-

techlab.com/2024/02/18/tinytapeout%E3%81%A7%E3%82%AA%E3%83%AC%E3%82%AA%E3%83%ACic%E3%82 %92%E4%BD%9C%E3%82%8D%E3%81%86/


08-Oct-2024



Open Source Silicon ビジネスモデル



OpenSUSI が目指す半導体開発のビジョン?



08-Oct-2024

Open Source Utilized Silicon Initiatives

Open Source Utilized Silicon Initiatives (OpenSUSI) 設立趣意書

国内の半導体アセット(チップ製造能力)を、プラットフォームに再整備することで、専用半導体設計の参入障壁を下げ、 国内産業が専用半導体にて国際競争を勝ち抜く環境を提供することを目的として、社団法人 OpenSUSI を設立いたします。

OpenSUSIは、オープンソースのEDAツールとオープンソースの半導体が、我が国の半導体産業の競争力、革新性、教育、 独立性、サイバー耐性、環境持続可能性などに貢献できると信じ、またオープンな設計環境が、経済的な指標だけでなく、 社会全体に及ぶ副次的な効果もあると信じて、その展開と普及を目指します。

【定款】

- 1. 半導体のオープンソースPDK(設計情報)の企画、開発、提供
- 2. オープンソース又は潜在利用需要を喚起する経済条件での専用半導体試作サービスの提供
- 3. オープンソースの半導体設計コミュニティの企画、運営及びそれらを通じての人材育成
- 4. 半導体のオープンソースPDK(設計情報)のノウハウ蓄積、公開
- 5. 半導体に関する知的財産権の開発、管理、保護
- 6. 講演、展覧会、シンポジウム、セミナーの企画、運営
- 7. 書籍、雑誌、印刷物等の企画、制作、販売
- 8. 半導体に関する内外の諸機関、団体、研究機関、教育機関との情報交換、連携及び協力
- 9. その他、本会の目的達成に必要な事業

08-Oct-2024

産総研・九州センター研究会

OpenSUSI Eco-System(案)





08-Oct-2024

Open Source Silicon ターゲット企業




組込み機器開発企業

商用半導体やFPGAを 使ったボード開発、海外 企業との競争や差別化の ためにはASIC化したい が、開発コストが課題



ソフト開発企業

CPUやGPUを使うloT関 連のソフトや機器を開発。 低消費電力や小型化によ る差別化のためにASIC 化したいが、開発コスト が課題



産業機器開発企業

商用半導体やFPGAを 使って機器を開発。 海外企業との差別化、技 術の隠蔽、性能向上のた めにASIC化したいが、 開発コストが課題。



スタートアップ企業

資金調達のためにASIC による技術のPoCを投資 家や企業パートナーにア ピールしたい。 コア技術のハードウェア 化による差別化は必須だ が開発コストが課題。

高価な商用EDAツールを導入して独自ASICを自力で開発できる体力のない企業を「対象」とする。商用 からオープンへの宗旨替えが目的ではない。今まで、商用EDAツールの導入に手が届かない「組織」 「企業」でも、ASICによる自社製品の差別化のPoCを可能とするプラットフォームを提供する。

08-Oct-2024

産総研・九州センター研究会

FPGAだけがロングテール半導体の解なのか?

FPGAの本質的な課題

• チップ面積の10~20%しか活用できない(SDGとしても課題)+コピー容易。

FPGAの近年の課題

- 特にコロナ以降、入手性とコスト変動に関し危機感あり。購買量的に大口に ならず販売店が塩対応。
- サプライヤー側が高性能品志向にあり、小規模容量の製品がEOLになりつつある。
- 要らない機能(IP)が多くあり、仕様的に Too Much。
- PKGは、 PCBの層数は減らしたいのでQFPが望ましい、BGAは使いたく無い。3.3Vサポートも必須。
- FPGAは製品の切り替えにてピン配が変わり、ボードが全部作り直しになる。

ASICがロングテール半導体の解になるのか?

ASICの課題

- MOQが大きい、NREが高い(EDAツール)
- IP費用が高い、サプライサイドが寡占=コストコントロール
- ロングテール製品はライフが長いので供給責任を保障しないといけない。
- 国内ファブは、いつ潰れるか分からなくて怖い>大手電機ASIC撤退の影響。
- 自社で設計リソース(EDAツール)を抱えきれない。

ASICの魅力

- コピープロテクト+製品差別化ができる。
- 地政学的な脅威(製品供給断等)へ対処できる。


08-Oct-2024

産総研・九州センター研究会

OpenSUSI ヒアリング

	日付	訪問先	部署	名前	OpenSUSI へのコメント
1	2024/05/01				社内向けプリンター等のASICを自社で製造している
2	2024/05/08				少量ASICを東芝系ファウンドりに無理にお願いしている。
3	2024/05/16				FPGAを使っている
4	2024/05/16				CRP2j にて社内むけ宣伝
5	2024/05/20	-			よくわからず
6	2024/05/27				ソニー鹿児島でシャトルを流すのは難しい
7	2024/05/29				東芝ASICを止めたのでFPGAに換えた。国内ファブに疑念
8	2024/05/30				先端ASICはマスクも高い
9	2024/06/19				ルネサス、三菱電機がASICを辞めたトラウマがある。
10	2024/06/26				オーブン I P の充実に期待


国内IDMがASIC(少量)を止めたトラウマ(=EOL)がある > メッセージが必要



• 150万円でMy ASIC作ってみたいですか?


産総研・九州センター研究会





08-Oct-2024


草の根コミュニティ(ishi-kai.org)



Domestic community (hands-on & event)



08-Oct-2024



日本語リファレンス

US の NSF(National Science Foundation)が資金を提供した半導体設計に関する、 米国国内の課題と対策の提案書の Google 翻訳を公開しています。

https://qiita.com/jun1okamura/items/54a374e06e6da6294c99

欧州の Free Silicon Foundation (FSI)の半導体産業の競争力、革新性、教育、独立性、サイバー耐性、環境持続可能性への提案の Google 翻訳を公開しています。


https://qiita.com/jun1okamura/items/332d1df15f85e3ba99ed

EUのオープンソースシリコンに関する大学の先生からの公開書簡Google翻訳を公開しています。

https://qiita.com/jun1okamura/items/c52bef509d9696049925



% Redemption Christian Academy is at Redemption Christian Academy





In other exciting news, Professor JB Koo, our newest Electrical Engineering faculty member who joined us in August 2021 from Intel Corporation, has negotiated with MYDesign. The facility supports microelectronic circuit fabrication for universities through industry partners like Google, IBM, SkyWater and efabless, among others. NYDesign has agreed to provide three tape-outs of 130 nm CMOS fectinategy, one each in January, February, and April of 2023. Each of these individually would cost roughly \$10k so this amounts to nearly \$30k worth of industry based microelectronic circuit fabrication experience for our electrical engineering students.


Recently, I have focused on securing the necessary funding to launch the new Computer Science Program and several months ago, with the help of Lou Marzione one of our trustees, I began an engagement with Bell Labs, Part of that engagement resulted in their donation of a stereo microscope, several high-performance oscilloscopes, a spectrum analyzer, and a function generator. In addition, the President of Bell Labs, Peter Vetter, will come to Cooper Union on October 27th to engage with faculty and students and give a lecture to the IEEE Student Branch. Additionally, I have had very promising meetings with the Director of the Simons Foundation Flatforn Institute Center for Computational Mathematics and the new head of the machine learning group to discuss the possibility of a joint Computer Science faculty appointment, similar to the one Professor Alice Pisani holds with the Center for Computational Astrophysics at Flatforn.

Finally, I encourage you to take some time to read the articles included in this newsletter. This is by far the largest newsletter to date, an indication of the vibrancy of all that is going on in the School of Engineering.

Thank you again for sharing your valuable time with me on Shoop's Stoop! It's an exciting time to be part of the Albert Nerken School of Engineering. I look forward to sharing additional updates in future editions.



産総研・九州センター研究会



Steve Howe Observer-Dispatch Putatent Citik and ET Joer 38, 2022

Some of the Mohawk Valley's bright young minds met for a workshop on microchip design in Rome on June 28.

The event, organized by NYDesign and hosted at New York State Technology Enterprise Corporation headquarters in Griffins Business and Technology Park, brought in local students, including those from Mohawk Valley Community College, to learn about open source software to dosign microchips.

While semiconductor fabrication facilities continue to locate in upstate New York, including Wolfspeed in Marcy and Global Foundries in Malta, there's a missing

"The element that we don't have a huge amount of capacity around is the design of those integrated circuits," said Lamar Hill, executive director of NYDesign.





Community Colleges

headquarters in Rome on June 26. Steve Howe / Utice Observer Dispatch

The research and design aspect accounts for about half of the economic value of the industry, Hill said. The workshop on June 28 included hands-on sessions with ePabless, a free chip design software that replicates more expensive programs usually only available at the graduate level.

"By participating in this workshop they're going to be able to get access to actually putting designs onto silicon and be able to test them," Hill said.





Courtesy of Mark Johnson at Purdue 産総研・九州センター研究会

OPEN SOURCE DESIGNS - STANFORD EE372



Kairos: A Vector Processor for Error-State Extended Kalman Filter Acceleration Jeffery Yu, Yuchen Mei

Code: Design, Caravel User Project Documentation: Proposal, Design Review, Final Presentation,

Report Kairos is a SIMD single precision floating point vector processor, with instructions conforming to the RISC-V ISA. It implements operations such as vector fused multipy-add, matrix inversion, and matrix multiply-add, to efficiently accelerate error-state extended Kalman filter (ES-EKF) for trajectory estimation.

https://priyanka-raina.github.io/ee372-spring2022/




12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm Raymond Yang, Yaging Xia

Code: Design, Caravel User Project Analog Documentation: Proposal, Design Review, Final Presentation, Report

This project is a 12-bit 10 KSPS incremental delta-sigma analog-todigital converter (ADC) designed for sensor interface and instrumentation applications. The ADC consists of a second-order incremental modulator and three post-integrators. The total area of the ADC is 0.55 square mm, with 0.53 square mm for analog modulator and 0.02 square mm for digital filter.



産総研・九州センター研究会





Grapevine: An Asynchronous Numerical Classifier Using Sparse Grids

Leo Liu, Priyanka Dilip

Code: Design, Caravel User Project

Documentation: Proposal, Design Review, Final Presentation Grid-based numerical methods sample N-dimensional functions at regular intervals to produce an N-dimensional set of discrete "grid points". By breaking up grid points into hierarchical subgrids and eliminating subgrids above a certain hierarchy, one can obtain a sparsified grid space that reduces computational complexity. Grapevine is a hardware accelerator for solving classification problems using the sparse grid approach. It supports up to 6 dimensions and 256 grid points. Each grid point is implemented using a single processing element (PE). An asynchronous network-on-a-chip overlays the PEs to provide low-latency multicast routing.

Automated Analog Layout of Bandgap Reference Circuit

Yueting Li, Xingyu Ni

Code: Design, Caravel User Project Analog Documentation: Proposal, Design Review, Final Presentation, Report

This project ports an automatic analog layout generation tool called aloe to work with SkylVater I30 nm technology. Aloe uses a digital place and route tool together with a genetic algorithm to meet different analog layout specifications. Using this tool, we generated several layouts for a bandgap voltage reference circuit on this chip, and we will compare these with a manually laid out version from the previous offering of this course.

Cornell Custom Silicon Systems (C2S2)

https://c2s2.engineering.cornell.edu/



Silicon CMOS chips are at the heart of every modern computing device from the smallest Internet-of-Things (IoT) device to the largest supercomputer. Unfortunately, undergraduate students currently do not have any opportunity to actually go through the process of fully specifying, designing, implementing, testing, fabricating, and evaluating a computer chips. <u>Undergraduates leave Cornell thinking that fabricating computer chips is only possible at huge</u> <u>companies like Intel, AMD, NVIDIA, and Apple.</u> Until recently, there was no realistic hands-on way for students to experience the complete computer

companies like line, AMD, AVIDIA, and Apple. Until recently, there was no realistic hands-on way for students to experience the complete computer chip design process. At the same time, exposing students to the beauty of computer chip design has never been more important, since the slowing of CMOS technology scaling means computer system designers must increasingly rely on specialized computer chips for continued improvements in performance and/or energy efficiency.

How can students (<u>from freshmen to seniors</u>) gain hands-on computer chip design experience? <u>The answer</u> lies in the recent explosion in open-source chip design tools, open-source chip implementations, open-source process design kits, and low-cost computer chip fabrication services. Just as open-source software has democratized software design, open-source hardware is poised to democratized hardware design.

The <u>Cornell Custom Silicon Systems (C2S2)</u> Project Team *leverages this emerging open-source hardware ecosystem* to enable <u>undergraduate students</u> to specify, design, implement, test,

fabricate, and evaluate custom computer chips. The final outcome will be a custom computer chip integrated on a custom circuit board with a complete software stack targeting an important application domain (e.g., ultra-low-power digital agriculture IoT). This ambitious student-led team is likely unique across US universities, and will hopefully inspire a new generation of computer system designers.




New Course Summer 2023 - MIT Lincoln Labs - Beaver Works

https://beaverworks.ll.mit.edu/CMS/bw/BWSI Course Listing

Microelectronics & Hardware Development Summer Course


Beaver Works Summer Institute will offer <u>a brand new course</u> on microelectronics and hardware development this summer. This course will provide students with an overview of how <u>microchips</u>, *PCBs, and hardware systems are made and how they run the world.* Students will receive hands-on experience on how to design and implement hardware systems using microcontrollers and develop useful electronics that can impact our daily lives. At the start of the summer, students will receive a basic hardware kit and can ask for additional items to be purchased so they can implement their own unique designs. No prior experience with hardware is necessary, and we encourage novices to participate.

08-Oct-2024



Community Designs from MPW-2







design.

08-Oct-2024